

# IMAGING INTEGRATED CIRCUIT DOPANT PROFILES WITH THE FORCE-BASED SCANNING KELVIN PROBE MICROSCOPE

Todd Hochwitz, Albert K. Henning, Chris Levey, and Charles Daglian

Dartmouth College  
Hanover, NH 03755

and

James Slinkman, James Never, Phil Kaszuba, Robert Gluck, Randy Wells, John Pekarik, and Robert Finch

IBM Microelectronics  
Essex Junction, VT 05452

We have used a force-based scanning Kelvin probe microscope to image dopant profiles in silicon for integrated circuit devices on a sub-micron scale. By measuring the potential difference which minimizes the electrostatic force between a probe and surface of a sample, we estimate the work function difference between the probe and surface. To the extent that this work function difference is a consequence of the dopant concentration near the sample surface, we infer doping profiles from our measurements. An overview of the measurement technique is presented, along with several examples of resulting dopant imaging of integrated circuits.

## INTRODUCTION

Previous experimental results have shown that simultaneous use of atomic force microscope (AFM) and scanning Kelvin probe microscope (SKPM) can provide qualitative dopant concentration profiles in simple structures (1–6). In the work presented here we show our use of the SKPM in determining positions of dopants, or missing dopants, from actual integrated circuit devices.

We shall give a brief description of the measurement technique, followed by a discussion of the following measurements that focus on problems of technological interest: analyzing bipolar device failure due to a missing  $p$ -well implant; determining implanted metal-oxide-semiconductor field-effect transistor (MOSFET) channel length dependence upon wafer orientation; measuring the presence of anomalous dopants in the channels of complementary metal-oxide-semiconductor (CMOS) gates; and imaging lightly doped drain (LDD) structures in  $n$ -channel MOSFETs.

## MEASUREMENT SYSTEM

Our force-based SKPM is developed upon a non-contact AFM originally built at IBM's Thomas J. Watson Research Center (7). We have added the necessary electronics to convert the system to the force-based SKPM (8). Details of the operation may be found in (6), and details about the nature of the electrostatic force may be found in a separate article in these proceedings (9). In this section we present only the information necessary to understand the origin of the measurements discussed in the manuscript.

As a result of an applied electrical bias between a force-sensing probe and the surface of a sample, the cantilever of the probe will deflect. The deflection will depend upon the voltages involved and the material properties of the probe and sample. By monitoring this deflection with an interferometer we are able to infer these properties. Due to the nature of the electrostatic force, the cantilever will experience at least two modes of vibration. These modes yield signals from the interferometer proportional to:

$$S_{\omega} \propto \left( \frac{C_{\text{eff}}}{C_{\text{air}}} \right)^2 \frac{\partial C_{\text{air}}}{\partial z} \left( V_{DC} - \frac{\Delta\Phi}{q} \right) V_{ac} \sin(\omega t) \quad (1)$$

$$S_{2\omega} \propto \frac{1}{4} \left( \frac{C_{\text{eff}}}{C_{\text{air}}} \right)^2 \frac{\partial C_{\text{air}}}{\partial z} V_{ac}^2 \cos(2\omega t) \quad (2)$$

where  $z$  is the spatial distance,  $C_{\text{air}}$  is the effective capacitance and  $\frac{\partial C_{\text{air}}}{\partial z}$  is the spatial derivative of the effective capacitance between the probe and sample,  $C_{\text{eff}}$  is the total capacitance in series with the system (including  $C_{\text{air}}$ ),  $V_{DC}$




Figure 1: Averages of nine scanlines from EPD measurements of a bipolar device fabricated with a CMOS process. One die did not receive any  $p$ -type implants, which shows up clearly when compared to a device that did receive all implants. The measurements show excellent consistency in areas common to both die.

is the magnitude of the  $dc$  component applied by any external electronics,  $\Delta\Phi$  is the work function difference (WFD) (in eV) between the probe and surface materials,  $V_{ac}$  is the peak magnitude of the  $ac$  component of the externally applied potential between the probe and the sample, and  $\omega$  is the frequency at which the  $ac$  voltage is oscillating.

A compensating  $V_{DC}$  is applied to minimize the signal of Equation 1. Since the capacitance and  $V_{ac}$  terms of this equation are non-zero, the deflection is ideally minimized when the applied voltage is equal to the WFD of the materials. In practice structural, compositional, and charge inhomogeneities near the probe result in the value of  $V_{DC}$  being much different than the true WFD.

A lock-in amplifier is used to track the signal of Equation 2. This yields information about the spatial variations in the capacitance between the probe/sample electrodes. It provides additional information unavailable using only the Kelvin loop. As shown in (9), this mode will be important for obtaining quantitative results from SKPM measurements.

The feedback and magnitude of the detected voltages associated with these signals are acquired with a separate computer and stored for later processing. In this manuscript references to the various measurements are as follows: topography related data is the van der Waals (vdW) signal; the value of  $V_{DC}$  is the electrochemical potential difference (EPD) signal; and the magnitude of Equation 2 is  $C'$ .

The resulting measurements may be analyzed quickly to yield qualitative information about the sample. For quantitative measurements, it is necessary to perform deconvolution of the data. No deconvolution has been performed on any of the measurements in the following sections. Most of the data is in raw form, and the only modifications have been indicated on the corresponding figures or text.

### MISSING $p$ -TYPE IMPLANT

The SKPM has been used to determine if the fabrication process of a bipolar device missed the implant of  $p$ -type dopants. For these measurements, two separate die were scanned. Both were etched chemically to remove all upper dielectric and metal layers. They were rinsed with DI water, mounted, and scanned in various areas over a three day




Figure 2: Schematic representation of the probe/sample orientation, and the resulting scans, discussed in the text. The solid line is the ideal scanline for both samples. In practice, sample mounting variations lead to scans shown as the dotted (<100> oriented MOSFET) and dashed lines (<110> oriented MOSFET).

period. The results shown here were taken on the same day.

Figure 1 shows the EPD result of one set of scans from the functional and failing samples. The profiles are averages of nine measurements along the scanlines, which were taken over a  $10\ \mu\text{m}$  area. The missing  $p$ -type implant shows up very clearly when compared to a correctly processed sample. The potentials associated with the  $p$ -type background and outermost  $n^+$  implant show excellent consistency between the two samples. The potential in the interior surface region of the failing die does not drop back below the potential of the  $p$ -type substrate since it never received the  $p$  and  $p^+$  implants.

There are two subtle features of these profiles. For the good sample (dotted line in the figure), there is a  $p$ -type region between the  $p^+$  and  $n^+$  regions, which shows up as a change in the spatial slope of the potential. Unlike the outermost  $n^+$  regions common to both samples, the innermost  $n^+$  regions do not yield the same potential. This effect is likely due to the compensating  $p$ -type implant, but it may also be partly due to stray capacitance changes as described in (9).

## CHANNEL LENGTHS

We have begun to use the SKPM to examine the impact of mask/wafer orientation on MOSFET effective channel lengths. In this study, two wafers were processed. One was aligned with the mask along the <100> direction, and the other along the <110> direction. After processing, samples were extracted from the wafers and etched chemically to remove the gates and oxide. The samples were mounted, and several transistors of different sizes were examined on each sample. Here we present the results for transistors with channel lengths of  $5\ \mu\text{m}$ ,  $2\ \mu\text{m}$ , and  $1.3\ \mu\text{m}$ .

Ideally, a direct comparison of the data from the scans would be made. Unfortunately, in our system variations in sample mounting lead to differences in the scans from sample to sample. As shown in Figure 2, the effective scanline lengths then differ from sample to sample, and corrections for these angular differences in the scans need to be made. The software controlling the motion of the scanner does not allow us to adjust the direction of the scans, so corrections must be made after the data has been acquired. In this case we examine several features on all sets of scans, and determine the lateral rotation needed to return the surface features to horizontal and vertical orientations.

The vdW images of devices from the <100> sample needed to be rotated by an angle that was  $14^\circ$  to  $17^\circ$  larger than that required for images of the <110> sample. Because the vdW images need to be rotated by different angles, the distance between the physical edges of the channel on a single scanline is not the same between samples. Individual vdW line profiles indicate that the distance between the measured edges of the device channels on the <110> sample was consistently between 94.7% and 96.6% of that for devices on the <100> sample. If a mean value of  $15.5^\circ$  is used for the difference in lateral probe/surface orientation of the samples, then simple trigonometric relationships indicate that the effective scan distance for one sample will be slightly less than  $\cos(15.5^\circ)$ , or 96.4%, as large as the scan distance on the other sample if the features are the same size on both samples. Thus, the angular correction and spatial distances are consistent for the samples examined. This indicates that the etching did not alter the surface features as measured with the vdW mode.




Figure 3: Single scanlines of vdW and EPD measurements from initial examinations of  $n$ -type channel length variations due to mask/wafer orientation. The profiles shown here are for transistors with channel lengths of  $2 \mu\text{m}$ . The measurements have been corrected for differing probe/sample orientations (see text).

Because of this consistency, we can then compare the ratio of the lateral size of the EPD to the vdW signal on the two samples, which does not require an exact correction for the probe/sample orientation. However, similar comparison criteria must be used for each transistor. The vdW measurement was taken to be the distance between the first two points found at  $-20 \text{ nm}$  from the mean value of the channel – in Figure 3 these points are at  $0.32 \mu\text{m}$  and  $3.29 \mu\text{m}$ . For the EPD signal the length was chosen to be the distance between the points near the middle values of the full-scale swing in measurement potential (similar in spirit to full-width half-magnitude measurements). As seen in Figure 3 these points do not necessarily have the same values on either end of the channel.

Figure 3 shows the vdW and EPD measurements from a single scanline of a  $2 \mu\text{m}$  transistor. The vdW images have been corrected for a background slope in the scan along the surface of the channel. The  $\langle 100 \rangle$  sample has been scaled laterally by 96.1% in order to correct for the differing scan orientations (as described above). The vdW image shows that the shape of the surface on either side of the channel region is the same for the two samples. This indicates the vertical orientation of the tip relative to each sample was nearly identical. The EPD scan of the  $2 \mu\text{m}$  transistor clearly shows that the electrical signals have very different lateral extents. This difference was also found for the  $5 \mu\text{m}$  and  $1.3 \mu\text{m}$  transistors.

Table I: Statistical analysis of the effective channel length in the devices studied to date.

Transistor Size	$\langle 100 \rangle$ EPD/vdW Ratio	$\langle 110 \rangle$ EPD/vdW Ratio	The amount that the $\langle 110 \rangle$ channel is larger than the $\langle 100 \rangle$ channel for the specified confidence level			
			60%	75%	90%	95%
$5 \mu\text{m}$	$0.903 \pm 0.020$	$0.955 \pm 0.023$	0.0504	0.0477	0.0436	0.0409
$2 \mu\text{m}$	$0.890 \pm 0.044$	$0.944 \pm 0.036$	0.0498	0.0426	0.0315	0.0241
$1.3 \mu\text{m}$	$0.924 \pm 0.046$	$0.948 \pm 0.046$	0.0199	0.0130	0.00236	-0.00458

Due to the small sample population used so far in these studies, it is necessary to consider the statistical certainty of our measurements. Table I shows the ratios of the EPD to vdW measurements, and the channel length variations for a given confidence level. The measurements analyzed to date show a 75% confidence that the  $5 \mu\text{m}$  transistor channel length on the  $\langle 110 \rangle$  wafer is 4.77% larger than for the  $\langle 100 \rangle$  wafer, and a 95% confidence that the difference is 4.09%. The values for both the  $5 \mu\text{m}$  and  $2 \mu\text{m}$  transistors are close, but the  $1.3 \mu\text{m}$  is much worse. This is probably due to the device approaching a size that is only an order of magnitude larger than the probe tip size. The results of these scans are consistent with electrical measurements which first indicated a difference in the devices.




Figure 4: Line profiles of adjacent CMOS gates, taken perpendicular to the scan direction. The measurements have been normalized to fit on one graph. Both a failing (FAIL) and functioning (GOOD) device are shown in each profile. The failure signature is strongest in the  $C'$  signal, indicating the mechanism is beneath the surface (see text).

### ANOMALOUS CHANNEL DOPANTS

The scans discussed in this section are from a CMOS memory chip, and represent our first attempts to apply the SKPM to dopant imaging in fully-processed integrated circuit devices. All dielectric and metal layers have been removed chemically from the sample, leaving behind the substrate and poly-silicon gates.

The primary goal for analysis on the sample was to determine if dopants had been implanted through the poly-silicon gates and into the channel. If dopants were present in the channel, or if the gate oxide was defective, the EPD signal would show very little difference between the functional and failing gates since it is sensitive only to surface conditions. On the other hand, the  $C'$  signal should show differences since it depends upon the total region between the electrical contact to the probe and electrical connections to the backside of the sample (2).

Figure 4 shows two different line profiles from measurements made on different failing areas of the same sample. The profiles show two adjacent devices, one of which failed the electrical measurements. The profiles are taken perpendicular to the scanning direction, with the left edges of the graphs lying along the first scanline.

The vdW measurements do not indicate significant differences between the physical shape of the devices, which tends to rule out variations in gate oxide or poly-silicon thickness as the source of failure. The EPD measurements show comparable signal swings over failing and functioning devices, indicating similar surface conditions for both devices.

However, the  $C'$  signals indicate that there is a difference between the two gates imaged in each scan. The relative variations are consistent in the two measurements shown here, and were seen to be consistent in other failure areas on the same sample. This change in contrast was also found to be consistent with electrical and TEM measurements made on the gates at IBM – Essex Junction.

The EPD signal shows smaller peaks seen on either side of the gates. The  $C'$  signal shows valleys on either side of the gates. These features are due to lateral capacitance effects (9, 10) and the presence of LDD.

### LDD IMAGING

We have already reported our success in imaging LDD structures in planar scans (6). More measurements have been made on devices fabricated with LDD structures, and these recent scans are presented here. Figure 5 shows shaded surface images from planar scans of several  $n$ -channel MOSFETs. The left column shows a coarse  $20\ \mu\text{m}$  scan of the




Figure 5: Shaded surface images from planar scans of  $n$ -channel MOSFETs. The middle and right columns of images are from higher resolution scans of the devices seen on the left. The channel regions are smooth and light in the vdW images, and darker in the EPD images. The LDD may be seen as a step in the transition between channel and source/drain of the EPD signal. The slope seen in the figures is an artifact of the shading process, and is not present in the actual EPD and  $C'$  data. The LDD regions are indicated by the arrows.

edge of an array of transistors, and the other two columns are  $8\ \mu\text{m}$  scans of interior regions of the array. The sample was etched chemically in order to remove all material from the silicon surface, including the poly-silicon gates and gate oxide.

The top row of images show vdW measurements. The smooth, light areas correspond to the channel regions. The rough, darker areas correspond to the source/drain. The slope on either side of the channel is different due to the sample and probe not being perfectly parallel. The vdW images show very abrupt changes at these display scales, but there is a slight topographical feature from the sidewall spacer used during fabrication of the devices.

The middle row of images show the EPD measurements. The  $n^+$ -type sources/drains appear as the lighter regions, which correspond to higher tip voltages. The  $p$ -type channel appears as the darker sections, which correspond to lower tip voltages. In the transition region, there is clearly a step imaged in the potentials, and corresponds very well with the intended placement of LDD in device fabrication.

The bottom row of images show the  $C'$  measurements. Here, there appear to be three distinct voltages related to the different capacitances. The channels are lightest, indicating a larger effective probe/sample capacitance. The sources/drains show up as slightly darker, indicating a lower effective capacitance. As in the previous measurements the LDD regions show up as the sharply defined valleys, indicating an even lower effective capacitance than in the other regions.

Assuming a  $p$ -type background of  $10^{17}\ \text{cm}^{-3}$ , simple formulae (11) indicate that as the  $n$ -type density increases from  $10^{17}\ \text{cm}^{-3}$  to  $10^{19}\ \text{cm}^{-3}$  the effective thickness of the depletion region decreases. A thinner depletion region implies a larger effective capacitance, so the LDD region should yield a lower measured value than the source/drain. The effective capacitance over the channel region depends strongly upon the probe/sample interaction. For a probe/sample spacing of  $10\ \text{nm}$  simple capacitance models indicate it is roughly twice as large as the source/drain junction capacitance. Thus, our measurements are qualitatively consistent with this expected behavior.




Figure 6: Schematic and measurements of a cross-sectional scan showing the imaging of LDD. The schematic on the left shows the area of the device that was scanned. The graph shows the measurements along 4 scanlines, which clearly indicates two distinct potentials in the source/drain region of the transistor. The scanlines have been corrected for the probe/sample orientation.

We have also measured transistor cross-sections. The scans of cross-sections are much more difficult than planar scans due to problems with scanning off the edge of the sample and positioning the probe tip near the area of interest. The full signal swing of the EPD loop is greatly reduced from theoretical values due to the small lateral size of the dopant implants relative to the probe size. Thus, it is difficult to extract electrical features from noise unless the control loops are set properly.

Figure 6 shows a schematic of and measurements from the scan of a transistor cross-section. The dotted lines labeled A, B, C, and D in the schematic roughly correspond to the line profiles shown in the graph. The origin of each scanline lies over the substrate, and the end of each scanline lies over either the gate or oxide. The electrical connections to the probe and sample are reversed from the previous scans shown, so the resulting signal levels of the *n*- and *p*-type materials also change.

The measurements indicate two distinct potentials in the silicon near the Si/SiO<sub>x</sub> interface. The potential is lowest when the probe scans over the source/drain, and it is slightly higher when scanning over the LDD region. The potential on the oxide/gate side of the interface begins to drop as we enter the LDD region, consistent with the *n*-type doping of the gate.

## CONCLUSION

These measurements of dopants, in addition to failure analysis measurements from other devices of technological interest (12–14), indicate that the SKPM is a viable tool for use in material studies of silicon based devices. The functionality of a force-based SKPM may be added to any non-contact AFM at minimal cost, and the measurements may be performed in a lab or fabrication line environment.

Sample preparation can be minimal, although standard cleaning procedures will likely be necessary for successful quantitative results. The technique has a lateral resolution well into the sub-micron range, and is sensitive to electrical signatures on the milli-Volt level. The small probe size and non-contact nature of the technique allow us to obtain electrical measurements without damaging or perturbing the sample under test.

Results to date have been mostly qualitative in nature. Research is underway to reach a better understanding of the nature of the electrostatic force in order to formulate a robust technique to extract quantitative information from

measurement data. This will involve the use of known dopant structures and available TCAD tools as described in (6) in addition to the use of production-level devices as shown here.

## ACKNOWLEDGMENTS

The authors acknowledge the following sources with gratitude: P. Cadrecha and the management of IBM – Essex Junction for equipment and personnel support; research support (for TH and AKH) through an IBM Shared University Research Grant, an Analog Devices Career Development Professorship, and Thayer School of Engineering funds; and M. O’Boyle for his aid in adding the Kelvin capabilities to the AFM. This manuscript was prepared using L<sup>A</sup>T<sub>E</sub>X (15) and dvips (16). Figures were generated with xfig (17), gnuplot (18), psfrag (19), NetPBM (20), and Data Explorer (21).

## REFERENCES

1. Y. Martin, D. W. Abraham, and H. K. Wickramasinghe, *Appl. Phys. Lett.* **52**, 1103 (1988).
2. D. W. Abraham, C. C. Williams, J. Slinkman, and H. K. Wickramasinghe, *J. Vac. Sci. Technol. B* **9**, 703 (1991).
3. J. M. R. Weaver and D. W. Abraham, *J. Vac. Sci. Technol. B* **9**, 1559 (1991).
4. J. M. R. Weaver and H. K. Wickramasinghe, *J. Vac. Sci. Technol. B* **9**, 1562 (1991).
5. M. Nonnenmacher, M. O’Boyle, and H. K. Wickramasinghe, *Ultramicroscopy* **42–44**, 268 (1992).
6. A. K. Henning, T. Hochwitz, J. Slinkman, J. Never, S. Hoffmann, P. Kaszuba, and C. Daghljan, *J. Appl. Phys.* **77** (1995).
7. Y. Martin, C. C. Williams, and H. K. Wickramasinghe, *J. Appl. Phys.* **61**, 4723 (1987).
8. M. Nonnenmacher, M. P. O’Boyle, and H. K. Wickramasinghe, *Appl. Phys. Lett.* **58**, 2921 (1991).
9. T. Hochwitz, A. K. Henning, C. Levey, C. Daghljan, and J. Slinkman, in *Proceedings of the Third Intl. Workshop on the Measurement and Characterization of Ultra-Shallow Doping Profiles in Semiconductors* (American Vacuum Society, New York, NY, 1995).
10. G. E. Bridges and D. J. Thomson, *Ultramicrosc.* **42–44**, 321 (1992).
11. *The PN junction diode*, Vol. 2 of *The modular series on solid state devices*, edited by G. Neudeck and R. F. Pierret (Addison-Wesley, Reading, Mass., 1989).
12. T. Hochwitz, A. K. Henning, C. Levey, C. Daghljan, J. Slinkman, J. Never, P. Kaszuba, R. Gluck, S. Hoffmann, and M. O’Boyle, in *1994 Fall Meeting of the IBM Failure Analysis Technical Exchange* (IBM Microelectronics, Burlington, Vt, 1994).
13. T. Hochwitz, A. K. Henning, C. Daghljan, R. Bolam, P. Coutu, R. Gluck, and J. Slinkman, in *Proc. Int. Reliability Physics Symp.* (IEEE, New York, NY, 1995).
14. Martin O’Boyle and Tom Hwang, private discussions.
15. T<sub>E</sub>X by D. Knuth and L<sup>A</sup>T<sub>E</sub>X by L. Lamport. Available via anonymous ftp from one of the Comprehensive T<sub>E</sub>X Archive Network (CTAN) sites: ftp.dante.de (Internet address 129.206.100.192), ftp.tex.ac.uk (Internet address 134.151.44.19), and pip.shsu.edu (Internet address 192.92.115.10).
16. T. Rokicki, Radical Eye Software. Available via anonymous ftp from labrea.stanford.edu (Internet address 36.8.0.112) or one of the CTAN sites.
17. Originally written by K. Yap, current version maintained by B. Smith, with contributions from many authors. TransFig is written by M. Bica, with contributions from many authors. Available via anonymous ftp from ftp.cs.cornell.edu (Internet address 128.84.218.75).
18. T. Williams and C. Kelley, with contributions from many authors. Available via anonymous ftp from ftp.dartmouth.edu (Internet address 129.170.16.4).
19. C. Barratt, available via anonymous ftp from isl.stanford.edu (Internet address 36.60.0.10).
20. NetPBM is an extension of Pbmplus (written by J. Poskanzer), with contributions from many authors. Available via anonymous ftp from wuarchive.wustl.edu (Internet address 128.252.135.4).
21. Commercial product of IBM Corp.